Optimization of Ohmic Contact Metallization Process for AlGaN/GaN High Electron Mobility Transistor
Optimization of Ohmic Contact Metallization Process for AlGaN/GaN High Electron Mobility Transistor
Transactions on Electrical and Electronic Materials. 2013. Feb, 14(1): 32-35
Copyright ©2013, The Korean Institute of Electrical and Electronic Material Engineers
This is an open-access article distributed under the terms of the Creative Commons Attribution Non-Commercial License ( which permits unrestricted noncommercial use, distribution, and reproduction in any medium, provided the original work is properly cited.
  • Received : May 18, 2012
  • Accepted : December 14, 2012
  • Published : February 25, 2013
Export by style
Cited by
About the Authors
Cong, Wang
Sung-Jin, Cho
Nam-Young, Kim

In this paper, a manufacturing process was developed for fabricating high-quality AlGaN/GaN high electron mobility transistors (HEMTs) on silicon carbide (SiC) substrates. Various conditions and processing methods regarding the ohmic contact and pre-metal-deposition BCl 3 etching processes were evaluated in terms of the device performance. In order to obtain a good ohmic contact performance, we tested a Ti/Al/Ta/Au ohmic contact metallization scheme under different rapid thermal annealing (RTA) temperature and time. A BCl 3 -based reactive-ion etching (RIE) method was performed before the ohmic metallization, since this approach was shown to produce a better ohmic contact compared to the as-fabricated HEMTs. A HEMT with a 0.5 μm gate length was fabricated using this novel manufacturing process, which exhibits a maximum drain current density of 720 mA/mm and a peak transconductance of 235 mS/mm. The X-band output power density was 6.4 W/mm with a 53% power added efficiency (PAE).
Due to their high frequency power handling capability, wideband gap, high-breakdown voltage, high current density, and high saturation velocity, AlGaN/GaN HEMTs have emerged as a promising candidate for next generation commercial wireless communication systems [1 - 3] . Most HEMTs are grown on sapphire [4 - 6] , silicon [7 - 9] , or SiC [10 - 12] substrates. SiC substrates are presently the best choice for epitaxial growth because of their excellent crystal quality and have been used in devices with the highest output power densities.
Low-resistance ohmic contacts are essential parts of HEMTs and are needed to achieve high current densities and high extrinsic gains, which are required to obtain high thermal stability and a smooth surface morphology [13 , 14] . In this study, we consider a SiC-based AlGaN/GaN HEMT fabrication process, which is highly competitive in terms of device performances. Several optimized processes were presented with the goal of improving the device characteristics. The formation of low resistance ohmic contacts to HEMTs is a key issue in the fabrication process of Al- GaN/GaN HEMTs. These ohmic contacts are required to produce a smooth surface morphology and well-defined edge acuity [15] . Pre-metal-deposition ion etching is also a widely used technique for improving metal to semiconductor contact resistivity in HEMT [16] .
In this paper, we present a Ti/Al/Ta/Au-based metallic system that forms ohmic contacts under different annealing conditions, which can provide a reliable solution for AlGaN/GaN HEMT applications with superior electrical, morphological, and microstructural properties. Furthermore, a BCl 3 pre-metal-deposition RIE was used to fabricate an AlGaN/GaN heterostructure for improving metal contact resistance. Standard transmission line model (TLM) and atomic force microscopy (AFM) measurements were used to investigate the Ti/Al/Ta/Au-based ohmic contact structure. When this device was analyzed, a record power density of 6.4 W/mm for a 0.5 μm gate-length AlGaN/GaN HEMT on SiC was achieved which is needed for X-band applications ( Fig. 6 ). This device also exhibited a maximum PAE of 53%, a power gain of 9.0 dB, a current density of 720 mA/mm, and a peak transconductance
Lager Image
The schematic diagram of the AlGaN/GaN HEMT on the SiC substrate: (a) cross-sectional view, and (b) layout.
of 235 mS/mm.
The AlGaN/GaN epi-layers were grown using metal organic chemical vapour deposition (MOCVD) on a 4-in SiC substrate. The device fabrication started with an initial passivation layer consisting of SiO 2 deposited by plasma-enhanced chemical vapor deposition (PECVD). The mesa isolation process was then performed using the RIE. Before the ohmic contact was established, BCl 3 RIE treatment was carried out for 10, 20, and 30 s etches. The source and drain ohmic contacts, with a source-drain spacing L sd of 6 μm, were achieved by the evaporation of Ti/Al/ Ta/Au (20/80/40/100 nm) followed by an RTA at 850, 900, and 950℃ for 30 and 60 s, respectively. The specific contact resistances (ρ c ) were recorded based on TLM measurements; the contact metals were separated by 2, 4, 8, 16, and 32 μm. The circular TLM data indicated a ρ c of below 10 -5 ohm·cm 2 with a sheet resistance of around 350 ohm·cm 2 . After that, a Ni/Au (40/400 nm) gamma gate with a length of 0.5 μm, was formed between the source and drain ohmic contacts. The passivation process was performed after all of the aforementioned steps, followed by the forming of vias to open the metal contacts. DC current-voltage (I-V) and RF performance was measured to characterize the electrical properties of the device. The DC I-V measurements employed a V DS = 0 to 15 V and a V GS = 2 to -5 V. The load-pull measurements were performed at 10 GHz using an active load-pull setup under probes, permitting one to get the optimum load impedance, particularly for the smaller transistors. The cross-sectional schematic and the layout diagram of an AlGaN/GaN HEMT on a SiC substrate is shown in Fig. 1 .
- 2.1 Ohmic contact process
The metallization scheme uses Ti/Al/Ta/Au with a thickness of 20/80/40/100 nm. A deoxydation process using HCl/H 2 O (1:10) for 20 s and distilled water cleaning for 480 s, and smooth O 2 / H 2 plasma-etching was performed using a ULVAC microwave asher with a gas mixing rate of 9,000/450 sccm, a working pressure of 2 Torr, a chuck temperature of 80℃, and an RF power of 550 W for 20 s in order to remove the native oxides in the ohmic contact area. The metals were deposited by e-beam evaporation, followed by a lift-off process. After lift-off, the samples were sequentially annealed under an N 2 flow at annealing temperatures ranging from 850℃ to 950℃ over 30 or 60 s. Figure 2 shows the behavior of the ρ c as a function of the annealing temperature and the annealing time for all of the samples. A better ohmic contact
Lager Image
ρc of the Ti/Al/Ta/Au ohmic contact metallization scheme as a function of the RTA temperature and annealing time.
Lager Image
3D AFM images of the ohmic contact surface morphology under various RTA conditions: (a) 850℃ for 30 s with a RMS value of 51.5 nm, (b) 850℃ for 60 s with a RMS value of 101.2 nm, (c) 900℃ for 30 s with a RMS value of 105.7 nm, (d) 900℃ for 60 s with an RMS value of 83.1 nm, (e) 950℃ for 30 s with an RMS value of 133.6 nm, and (f) 950℃ for 60 s with an RMS value of 146.1 nm. The images are 3D AFM with a scan area of 10 μm × 10 μm.
was observed when the annealing time increased from 30 s to 60 s. In addition, the contact resistance decreased as the annealing temperature increased from 850℃ to 900℃; the lowest value of 3.25 × 10 -5 ohm·cm 2 was obtained at an annealing temperature of 900℃ and an annealing time of 60 s. In the fabricated ohmic contact metallization structure, Ti is essential because it participates in the reaction at the interface with nitrides to form TiN or AlTi 2 N layers by high-temperature RTA, and nitride vacancies are
Lager Image
Measured ρc as a function of the etching conditions. The averaged contact resistances over 10 TLMs were 3.25 × 10-5 ohm·cm2, 9.27 × 10-6 ohm·cm2, 7.74 × 10-6 ohm·cm2, and 5.15 × 10-5 ohm·cm2 for 0, 10, 20, and 30 s etches, respectively.
simultaneously formed at the AlGaN/GaN surface. At the same time, the diffused Ti and Al reduce the native gallium oxide on the AlGaN/GaN surface. Au is applied as an outer layer to prevent the oxidation of the Ti/Al metals during the RTA process. In addition, a diffusion barrier layer Ta is applied to prevent or minimize the Au upper layer from diffusing downward. The ohmic contact is formed by the reaction between the Ti and the AlGaN, which produces TiN. In addition, there is a high potential barrier between the Ti and the AlGaN. The Al atoms diffuse through the Ti layer to enable a low work function for the Al-Ti with an intermetallic phase to relieve the barrier. When the annealing temperature is low and the annealing time is insufficient, the ohmic contact property is poor due to the limited amount of Al and Ti. With an increase in the annealing temperature and annealing time, a great deal of Al diffuses into the AlGaN surface and reacts with the Ti, resulting in a reduction in the resistance. Significant intermetallic diffusions - an in-diffusion of Au towards the AlGaN interface and an out-diffusion of Al towards the contact surface occur when the temperature increases beyond 900℃, which causes a degradation in the contact characteristics. The surface morphologies of the ohmic contact metallization at different annealing temperatures are shown in Fig. 3 . In addition, considerable differences were observed in their surface morphology. The surface morphology was smooth after annealing at 850℃ or 900℃. But after annealing at 950℃, the ohmic contact surface morphology was degraded. Various sized semispherical bulges were found to be randomly distributed on the surface, including some that cracked and broke apart. The smoother surface was probably due to the reaction between the different metals and no excessive Al remained. Therefore, a temperature as high as 900℃ was deemed to be the best, since the lowest contact resistance and a relatively smooth surface morphology was obtained under these conditions.
- 2.2 Pre-metal-deposition BCl3etching process
The pre-metal-deposition BCl 3 process was implemented before the ohmic contact formation using an inductively coupled plasma (ICP) etching system. The ICP etching conditions were as follows: 100 W input power, 5 sccm BCl 3 flow, and 10 mTorr pressure. Three different etching times (10, 20, and 30 s) were used and the results were compared to the un-etched samples. An initial decrease in ρ c was observed with an increase in the etching time. As shown in Fig. 4 , the ρ c decreased from 3.25 × 10 -5 ohm·cm 2 for un-etched ohmics to about 7.74 × 10 -6 ohm·cm 2 for 20 s etch. A slight increase in ρ c was observed when the etch time
Lager Image
The gate-drain breakdown voltage of the HEMT.
Lager Image
Electrical measurements: (a) DC transfer characteristics of a 200 × 0.5 μm2 dual gate HEMT at a drain source voltage of 10 V, and (b) power performances at 10 GHz of the same device when biased at 25 V.
was 30 s, which was most likely due to the non-uniformities in AlGaN thickness and composition. Thus, a RIE time of around 20 s was determined to be optimal.
In this study, optimal RTA conditions and a pre-metal-deposition etching method was identified to minimize the contact resistance. To achieve this, the properties of Au/Ta/Al/Ti/AlGaN/ GaN/AlN-SiC under different annealing conditions were investigated. In these experiments, the annealing process was shown to affect Al diffusion to the AlGaN surface to create N vacancies and were found to simultaneously react with the Ti and Au resulting in the formation of TiAl and AuAl phases. The concentration of N vacancies led to heavy doping and, hence, a reduction in the contact resistance. An initial decrease in the contact resistance with etching time was observed due to the removal of an oxide surface layer and/or to an increase in tunneling transport with a decrease in the AlGaN thickness. The presence of a dissimilar surface layer was confirmed by an initial non-uniform behavior in etch depth as a function of etch time. In order to obtain an efficient large signal operation, it is critical to fabricate HEMTs with a low parasitic gate and drain currents as well as minimized carrier trapping. The high voltage stability of the HEMTs was investigated in three-terminal configuration with the breakdown voltage defined at a current density of 1 mA/mm. Figure 5 shows the gate-drain breakdown voltage of the AlGaN/GaN HEMTs. The gate-drain breakdown voltage was better than 140 V and even at 100 V drain bias the parasitic drain currents under the pinch-off conditions were well below 1 mA/mm. This result demonstrates the excellent high-voltage stability of the HEMT.
The summary of the published X-band AlGaN/GaN HEMTs on different substrates.
Lager Image
The summary of the published X-band AlGaN/GaN HEMTs on different substrates.
The SiC substrate with the high-quality MOCVD-deposited epi-layers and the optimized ohmic contact process enabled us to develop high-performance AlGaN/GaN HEMTs. The DC and RF properties were determined to evaluate the device performance. The DC transfer characteristics of the 2 × (200 × 0.5) μm 2 HEMT recorded at a drain source voltage of 10 V are shown in Fig. 6 (a). A maximum drain-source current of 720 mA, a peak transconductance of 235 mS/mm, and a threshold voltage of -3.6 V were achieved. Large signal measurements were performed using a load-pull system at 10 GHz. The device was biased at a drain bias of 25 V. The measured input power (P in ) versus the output power (P out ) responses of the device are illustrated in Fig. 6 (b), which indicate an output power density of 6.4 W/mm, PAE of 53.2% at 20.2 dBm P in with an associated gain (G p ) of 9.0 dB. Table 1 shows the X-band AlGaN/GaN HEMTs fabricated using the proposed manufacturing process compared to previous works. To the best of our knowledge, these devices show the best output power density and PAE for AlGaN/GaN HEMTs on SiC substrates with a gate length of 0.5 μm. This superior performance was attributed to the optimized ohmic contact process and good material quality of the SiC substrate under high frequency operations.
In this study, a 0.5 μm gamma-gate AlGaN/GaN HEMTs fabricated on SiC substrates was evaluated. In order to meet the performance improvement requirements needed for high power applications in microwave systems, we proposed using an optimized ohmic contact process that minimizes the specific contact resistance. The DC and RF performances of this device were shown to be excellent. Based on these results, this ohmic contact manufacturing process holds great promise for use in fabricating HEMTs for X-band high-power applications.
This research was supported by the National Research Foundation of Korea (NRF) and a Grant supported from the Korean government (MEST) No. 2012R1A1A2004366 and No. 2012- 0009224. This work was also supported by a Research Grant of Kwangwoon University in 2012.
Faqir M. , Verzellesi G. , Meneghesso G. , Zanoni E. , Fantini F. (2008) IEEE Trans. Electron Devices 55 1592 -    DOI : 10.1109/TED.2008.924437
Park S. Y. , Lee T. H. , Kim M. J. (2010) Trans. Electr. Electron. Mater. 11 49 -    DOI : 10.4313/TEEM.2010.11.2.049
Kim Y. S. , Seok O. G. , Han M. K. , Ha M. W. (2011) Trans. Electr. Electron. Mater. 12 148 -    DOI : 10.4313/TEEM.2011.12.4.148
Werquin M. , Gaquiere C. , Guhel Y. , Vellas N. , Theron D. (2005) Electron. Lett. 41 46 -    DOI : 10.1049/el:20056735
Arulkumaran S. , Egawa T. , Ishikawa H. (2005) Solid State Electron 49 1632 -    DOI : 10.1016/j.sse.2005.08.014
Liu Y. , Egawa T. , Jiang H. (2006) Electron. Lett. 42 884 -    DOI : 10.1049/el:20061150
Jia S. , Dikme Y. , Wang D. , Chen K. J. , Lau K. M. (2005) IEEE Electron Device Lett. 26 130 -    DOI : 10.1109/LED.2004.842647
Joblot S. , Cordier Y. , Semond F. , Lorenzini P. , Chenot S. (2006) Electron. Lett. 42 117 -    DOI : 10.1049/el:20063688
Wang C. , Kim N. Y. (2012) Nanoscale Res. Lett. 7 107 -    DOI : 10.1186/1556-276X-7-107
Lee J. W. , Kumar V. , Adesida I. (2005) Jpn. J. Appl. Phys. 45 13 -    DOI : 10.1143/JJAP.45.13
Sarazin N. , Morvan E. , di Forte Poisson M. A. , Oualli M. , Gaquiere C. (2010) IEEE Electron Device Lett. 31 11 -    DOI : 10.1109/LED.2009.2035145
Wang C. , Lee W. S. , Cho S. J. , Kim N. Y. (2012) Electron. Lett. 48 405 -    DOI : 10.1049/el.2012.0130
Piazza M. , Dua C. , Oualli M. , Morvan E. , Carisetti D. (2009) Microelectron. Reliab. 49 1222 -    DOI : 10.1016/j.microrel.2009.06.043
Gong R. M. , Wang J. Y. , Liu S. H. , Dong Z. H. , Yu M. (2010) Appl. Phys. Lett. 97 062115 -    DOI : 10.1063/1.3479928
Lau W. S. , Tan J. B. H. , Singh B. P. (2009) Microelectron. Reliab. 49 558 -    DOI : 10.1016/j.microrel.2009.02.010
Buttari D. , Chini A. , Meneghesso G. , Zanoni E. , Moran B. (2002) IEEE Electron Device Lett. 23 76 -    DOI : 10.1109/55.981311
Gerbedoen J. C. , Soltani A. , Joblot S. , Jaeger J. C. D. , Gaquiere C. (2010) IEEE Trans. Electron Devices 57 1497 -    DOI : 10.1109/TED.2010.2048792
Minko A. , Hoel V. , Morvan E. , Grimbert B. , Soltani A. , Delos E. (2004) IEEE Electron Device Lett. 25 453 -    DOI : 10.1109/LED.2004.830272
Chabak K. D. , Gillespie J. K. , Miller V. , Crespo A. , Roussos J. (2010) IEEE Electron Device Lett. 31 99 -    DOI : 10.1109/LED.2009.2036574
Wang C. , He Y. L. , Zheng X. F. , Hao Y. , Ma X. H. , Zhang J. C. (2012) J. Semiconductors 33 034003 -    DOI : 10.1088/1674-4926/33/3/034003
Wang X. L. , Hu G. X. , Ma Z. Y. , Ran J. X. , Wang C. M. (2007) J. Cryst. Growth 298 835 -    DOI : 10.1016/j.jcrysgro.2006.10.219
Defrance N. , Hoel V. , Douvry Y. , Jaeger J. C. D. , Gaquiere C. (2009) IEEE Electron Device Lett. 30 596 -    DOI : 10.1109/LED.2009.2019972