Topology Generation and Analysis of the No Dead Time AC/DC Converter

Journal of Power Electronics.
2014.
Mar,
14(2):
249-256

- Received : October 09, 2013
- Accepted : December 24, 2013
- Published : March 30, 2014

Download

PDF

e-PUB

PubReader

PPT

Export by style

Share

Article

Metrics

Cited by

TagCloud

A novel topology generation method for the no dead-time three-phase AC/DC converter is proposed in this study. With this method, a series of no dead time topologies are generated and their operation principles are analyzed. The classic three-phase bridge AC/DC converter can realize a bidirectional operation. However, dead-time should be inserted in the driving signals to avoid the shoot-through problem, which would cause additional harmonics. Compared with the bridge topology, the proposed topologies lack the shoot-through problem. Thus, dead time can be avoided. All of the no dead time three-phase AC/DC converters can realize bidirectional operation. The operating principles of the converters are analyzed in detail, and the corresponding control strategies are discussed. Comparisons of waveform distortion and efficiency among the converters are provided. Finally, 9 KW DSP-based principle prototypes are established and tested. Simulation and experimental results verify the theoretical analysis.
d-q
coordinate system and can obtain high PF (Power Factor). The dual-buck topology can also realize bidirectional operation. When the power flows from the AC side to the DC side, the converter operates as a rectifier and the topology can be viewed as dual-boost. For different power flowing directions, the half-cycle of the driving signals corresponds to different phase-sections of the grid voltage. The control strategy for the no dead time converter should also be considered to realize bidirectional operation.
For the abovementioned reasons, a topology generation method for no dead time three-phase AC/DC converters is proposed in this study. A series of no dead time topologies without the shoot-through problem is generated. All of the topologies can realize bidirectional operation. The improved control strategies based on direct current control in the
d-q
coordinate system are applied to the no dead time topologies to obtain high efficiency and low THD. The topology generation method is described in Section II. The operating principle of the no dead time topologies is described in Section III. The control strategies and the comparison of the no dead time topologies are introduced in Section IV. The simulation and experimental results of 9 kW no dead time three-phase AC/DC converters are presented to verify the theoretical analysis in Section V.
L
_{a1}
and
L
_{a2}
have a filtering effect. The AC side filter inductor of the bridge topology can be replaced by
L
_{a1}
and
L
_{a2}
. Each phase contains power switches, freewheeling diodes, and filter inductors. Six ports exist for connection and combination: Ports 1 to 6. Among them, Ports 1 and 2 cannot connect directly. Two types of combinations exist for Ports 1 to 4. One is Port 1 connecting with Port 4 and Port 2 connecting with Port 3; this combination is defined as the 14/23 combination. The other is Port 1 connecting with Port 3 and Port 2 connecting with Port 4; this combination is defined as the 13/24 combination. The two newly generated ports can connect with Ports 5 and 6 directly or through power switching devices.
No dead time structure of each phase.
The 14/23 combination is equivalent to the topologies shown in
Figs. 2
(a) and
2
(b). For this combination, the corresponding diode D
_{2}
or D
_{1}
freewheels after S
_{1}
or S
_{2}
is turned off. The current of inductance
L
_{a1}
and
L
_{a2}
would not mutate. Therefore, the two newly generated ports can not only connect with the inductance directly, but can also connect with the diode.
Fig. 2
(a) shows the dual-buck/boost topology. In
Fig. 2
(b), D
_{aq}
participates in the freewheeling of the inductors. It connects the two newly generated ports 14 and 23. Thus, the topology can be defined as self- loop.
Equivalent topology of the 14/23 and 13/24 combinations. (a) Dual-buck/boost topology. (b) Self-loop topology. (c) AC/DC topology with HFR.
The problem with the 13/24 combination is that no freewheeling diode exists after S
_{1}
or S
_{2}
is turned off. This condition may lead to a voltage spike during inductor current mutation. A current freewheeling branch should thus be constructed. The 13/24 combination is equivalent to the topology shown in
Fig. 2
(c). High-frequency rectifiers (HFR) connect with the output of the upper and lower arms. D
_{aq1}
–D
_{aq4}
form HFR. For example, after S
_{1}
is turned off,
L
_{a1}
freewheels through D
_{aq2}
to avoid the current mutation of the inductor. The reference direction of the current and voltage are shown in
Fig. 2
. Grid-side current
i
_{a}
is the difference of inductor currents
i
_{a1}
and
i
_{a2}
. When the grid voltage is in the positive half cycle and
i
_{a}
is larger than 0, the three types of converters operate as inverters. If
i
_{a}
is lower than 0, the three kinds of converters operate as rectifiers. For the converter with HFR shown in
Fig. 2
(c),
i
_{a}
being lower than 0 when
i
_{a1}
is lower than
i
_{a2}
is possible. All the topologies can realize bidirectional operation.
_{1}
and S
_{2}
are complementary. Inductor currents that contain bias current always exist. Under half-cycle control, the driving signals of S
_{1}
and S
_{2}
are forced to be low for half of the grid cycle. The inductor currents would also last for half of the grid cycle.
Fig. 3
presents the inductance current waveforms of the two situations.
Current waveforms of two situations. (a) Continuous inductor current. (b) Half-cycle inductor current. III. OPERATING PRINCIPLE
The operation of the converter can be divided into two modes according to the direction of
i
_{a}
. In mode 1, the direction of
i
_{a}
is positive. In mode 2, the direction of
i
_{a}
is negative. With mode 1 as an example,
Fig. 4
presents the probable working condition of mode 1.
Probable working condition of Mode 1. (a) S_{1} on, S_{2} off, and D_{1} on. (b) S_{1} off, S_{2} on, and D_{1} off. (c) S_{1} on and S_{2} off. (d) S_{1} off, S_{2} off, and D_{1} off.
Bias currents exist under full-cycle control. As shown in
Fig. 4
(a), when S
_{1}
is turned on, the current of
L
_{a2}
freewheels through D
_{1}
,
i
_{a1}
increases, and
u
_{a1}
is positive. The potential of dot A is lower than that of dot P. Given that D
_{1}
conducts to ensure the current path, the potential of dot A is also lower than that of dot F. At this time,
u
_{a2}
is negative and
i
_{a2}
decreases. When S
_{1}
is turned off, the current of
L
_{a2}
increases and flows through S
_{2}
. As shown in
Fig. 4
(b), the switching and conduction losses of S
_{2}
cannot be avoided.
The current of
L
_{a2}
is 0 under half-cycle control.
Fig. 4
(c) shows that when S
_{1}
is turned on, the grid-side current equals
i
_{a1}
and D
_{1}
is turned off. When S
_{1}
is turned off, S
_{2}
is still turned off.
Fig. 4
(d) shows that no switching or conduction loss of S
_{2}
is observed during this period. Therefore, half-cycle control can obtain higher efficiency than full-cycle control.
The operating principle of mode 2 is similar. In one grid cycle, the full-cycle controlled inductor current of
L
_{a1}
and
L
_{a2}
can be expressed as
The half-cycle controlled inductor current of
L
_{aq}
and
L
_{a2}
can be expressed as
Operating mode of the self-loop AC/DC converter. (a) S_{1} on in mode 1. (b) S_{1} off in mode 1. (c) S_{2} on in mode 2. (d) S_{2} off in mode 2.
The currents of
L
_{a1}
and
L
_{a2}
are always continuous because of D
_{aq}
. When S
_{1}
is turned on similar to the full-cycle controlled dual-buck/boost converter,
i
_{a1}
increases and
i
_{a2}
decreases. This condition means that
i
_{a}
also increases. When S
_{1}
is turned off, the current of
L
_{a2}
still flows through D
_{aq}
.
i
_{a2}
has no relationship with the switching state of S
_{2}
. Therefore, full-cycle control does not cause additional switching and conduction losses of S
_{2}
. However, additional conduction loss is caused by D
_{aq}
. The current of D
_{aq}
can be expressed as
where
i
_{a1}
and
i
_{d2}
are the current flow through S
_{1}
and D
_{2}
, respectively. The difference between the self-loop AC/DC converter and the dual-buck/boost converter is that
L
_{a1}
,
L
_{a2}
, and D
_{aq}
of the self-loop topology can form a current loop. Although full-cycle control is applied, the current flow through S
_{1}
and S
_{2}
only lasts for half of the grid-cycle.
_{aq1}
to D
_{aq4}
are the HFR diodes. They form a loop with
L
_{a1}
and
L
_{a2}
instead of D
_{aq}
. Although no current flows through S
_{2}
when S
_{1}
is turned off and S
_{2}
is turned on, the loss of HFR diodes is high.
Operating mode of the converter with HFR. (a) S_{1} on in mode 1. (b) S_{1} off in mode 1. (c) S_{2} on in mode 2. (d) S_{2} off in mode 2.
L
_{a1}
,
L
_{a2}
,
L
_{b1}
,
L
_{b2}
,
L
_{c1}
, and
L
_{c2}
can be viewed as the converter-side inductors of the LCL filter. The part in the dashed box is half-cycle control. For full-cycle control, if the direction of active current set
i
_{qg}
^{*}
is changed, the converter would change between the rectifier and inverter to realize a bidirectional operation. For half-cycle control, the direction of
i
_{qg}
^{*}
and the half cycle shielding driving signals should both be changed.
SVPWM control method.
With the arm of phase
α
as an example,
i
_{dg}
^{*}
is positive when the converter operates as an inverter. When 0 ≤
i
_{dg}
^{*}
, the comparison signal
c
_{mp1}
is at a high level. When phase voltage
v
_{a}
is positive, the inverter converter-side current
i
_{ac}
is also positive. The drive signal of S
_{2}
should be shielded. When 0 ≤
v
_{a}
, comparison signal
c
_{mpa}
is at a high level. For the XOR operation of
c
_{mpa}
and
c
_{mp1}
, the S
_{2}
shielding signal
c
_{downa}
is at a low level. The drive signal of S
_{2}
is shielded after the AND operation with the drive signal of S
_{2}
. The S
_{1}
shielding signal
c
_{up}
is the NOT operation of
c
_{downa}
and is at a high level. Thus, the drive signal of S
_{1}
would not be shielded. When
v
_{a}
is negative,
c
_{up}
is at a low level and the drive signal of S
_{1}
is shielded. When the converter operates as a rectifier,
i
_{dg}
^{*}
is negative. For 0 ≥
i
_{dg}
^{*}
,
c
_{mp1}
is at a low level. At this time, the shielding signal is opposite to the inverter mode.
However, a self-loop three-phase AC/DC converter and a three-phase AC/DC converter with HFR do not require half-cycle control. The control strategy can thus be simplified. The part in the dashed box can be left out. Except for no dead time, the strategy for the two types of converters is similar to that of a traditional three-phase bridge converter.
t
_{1}
= T/4 as an example, the current of
L
_{a1}
and
L
_{a2}
switches at this time. Thus, the high-frequency current ripple of
i
_{a}
changes suddenly from positive to negative. The process is shown in
Fig. 8
.
High-frequency current ripple of inductance work switching.
The current ripple of
i
_{a}
can be expressed as
where
D
_{s}
is the duty cycle. At the zero-crossing time of
i
_{a}
, the equivalent modulation wave of SVPWM can be expressed as
At
t
_{1}
time,
D
_{s}
equals 0.5 and
e
_{a}
ea equals 0. Δ
i
_{a}
is high. Its effect on
i
_{a}
cannot be ignored. Zero-crossing distortion is more serious in the half-cycle, SVPWM–controlled, three-phase dual-buck/boost converter than in the single-phase converter. SVPWM control requires coordinate transformation, and the three-phase currents influence each other. The current zero-crossing distortion of one phase would distort the other phases. Zero-crossing distortion thus reduces the quality of the current. The further improvement of the control strategy for the dual-buck/boost converter should also be considered.
Full-cycle controlled dual-buck/boost converters, self-loop AC/DC converters, and AC/DC converters with HFR do not exhibit zero-crossing distortion. However, additional losses may reduce the efficiency of the converters. Four types of losses exist: conduction loss of IGBT, conduction loss of the diode
[11]
, switching loss of IGBT, and reverse recovery loss of the diode
[12]
.
The mathematical model of IGBT and the diode can be expressed as
where
U
_{tv}
is the terminal voltage,
U
_{ron}
is the voltage drop at rated current
I
_{N}
,
U
_{on}
is the voltage drop at light load, and
I
_{con}
is the actual current of the power device. The conduction loss of IGBT and the diode can thus be expressed as
The switching loss of IGBT can be expressed as
where
E
_{sw(on)}
and
E
_{sw(off)}
are the turn-on and turn-off losses at a rated current, respectively. These values can be obtained from the datasheet. Reverse recovery loss can be expressed as
With mode 1 of the three topologies as an example, for the half-cycle controlled dual-buck/boost converter, S
_{2}
does not turn on and no additional conduction or switching loss of S
_{2}
occurs when S
_{1}
is turned off. For the full-cycle controlled dual-buck/boost converter, S
_{2}
turns on and an additional conduction or switching loss of S
_{2}
occurs when S
_{1}
is turned off. For the self-loop AC/DC converter, when S
_{1}
is turned off and regardless of S
_{2}
being turned on, no additional conduction or switching loss of S
_{2}
occurs. However, an additional conduction loss of D
_{aq}
occurs. For the AC/DC converter with HFR, additional conduction and reverse recovery losses of D
_{aq1}
to D
_{aq4}
occur.
P
is 9 kW and reactive power
Q
is 0. For the rectifier operation, the given active power
P
is ˗9 kW and reactive power
Q
is 0.
Fig. 9
presents the simulation result of the dual-buck/boost AC/DC converter. The waveforms are inductance currents
i
_{a1}
and
i
_{a2}
, AC current
i
_{a}
, voltage of S
_{1}
, and current of S
_{1}
.
Fig. 9
(a) corresponds to full-cycle control.
i
_{a1}
and
i
_{a2}
have a DC bias, and the current flow through S
_{1}
lasts for the full grid cycle; thus, high switching and conduction losses would occur.
Fig. 9
(b) corresponds to half-cycle control. The driving signals only last for half of the grid cycle. Thus, the current of S
_{1}
lasts for half of the grid cycle. Zero-crossing distortion occurs. Moreover, given the three-phase coordinate transformation, one phase distortion would affect the other two phases and would exacerbate the distortion.
Key waveforms of the dual-buck/boost AC/DC converter. (a) Full-cycle control. (b) Half-cycle control.
Fig. 10
presents the simulation result of the self-loop AC/DC converter. The waveforms are inductance currents
i
_{a1}
and
i
_{a2}
, current of diode D
_{aq}
, voltage of S
_{1}
, and current of S
_{1}
. Regardless of full-cycle or half-cycle control, the current of S
_{1}
only lasts for half of the grid cycle and the current of
L
_{a1}
and
L
_{a2}
are continuous. Zero-crossing distortion can thus be avoided. The current flow through D
_{aq}
causes conduction loss, which would reduce the converter efficiency. However, the current value and the loss are low.
Key waveforms of the self-loop AC/DC converter.
Fig. 11
presents the simulation result of the AC/DC converter with HFR. The waveforms in
Fig. 11
(a) are inductance currents
i
_{a1}
and
i
_{a2}
, voltage of S
_{1}
, and current of S
_{1}
.
i
_{a1}
and
i
_{a2}
have a DC bias, but the current of S
_{1}
only lasts for half of the grid cycle. The switching and conduction losses of S
_{1}
caused by a redundant driving signal can be avoided. However, additional conduction loss in the HFR diodes is inevitable. In
Fig. 11
(b), the waveforms are the currents of HFR diodes D
_{aq1}
to D
_{aq4}
.
i
_{a1}
is the sum of the current flow through D
_{aq1}
and D
_{aq3}
.
i
_{a2}
is the sum of the current flow through D
_{aq2}
and D
_{aq4}
. The current causes a high conduction loss of D
_{aq1}
to D
_{aq4}
.
Key waveforms of the AC/DC converter with HFR. (a) Waveforms of the inductance and power switch. (b) Waveforms of the HFR diodes.
Compared with the self-loop three-phase AC/DC converter, the AC/DC converter with HFR has more power devices and exhibits higher power loss. The advantages of these two converters are similar. Hence, the 9 kW self-loop AC/DC converter and the dual-buck/boost AC/DC converter are built to verify the analysis with the same parameters as in the simulation. A 9 kW traditional-bridge three-phase converter is also built for the comparison.
Fig. 12
presents the experimental results of the full-cycle and half-cycle controlled dual buck/boost AC/DC converter in terms of rectifier operation. The waveforms are grid voltage, AC-side current, and inductance currents
i
_{a1}
and
i
_{a2}
. The waveform quality of full-cycle control is much higher than that of half-cycle control.
Fig. 13
presents the experimental results of the self-loop AC/DC converter in terms of rectifier operation. The waveforms are grid voltage, AC-side current, inductance current
i
_{a1}
, and the current of diode D
_{aq}
. These waveforms are consistent with those in the simulation results.
Experimental results of the dual-buck/boost AC/DC converter. (a) Full-cycle control. (b) Half-cycle control.
Experimental results of the self-loop AC/DC converter.
Fig. 14
presents the voltage and current of traditional-bridge and self-loop converters when they operate as inverters.
Table Ι
presents the comparison data of these topologies. The efficiency of the self-loop AC/DC converter is higher than that of the full-cycle controlled dual-buck/boost AC/DC converter because the conduction loss of the diodes is lower than the switching and conduction losses of the power switches. The THD of the self-loop AC/DC converter is lower than that of the half-cycle controlled dual-buck/boost AC/DC converter because no zero-crossing distortion occurred in the former.
AC side voltage and current. (a) Traditional bridge converter. (b) Self-loop converter.
COMPARISON OF EFFICIENCY AND THD
Fig. 15
shows the bidirectional operation of the self-loop three-phase converter. The current should be controlled to change gradually to avoid current impact. When the converter changes from rectifier to inverter, no current rush occurs and the response time is short.
Bidirectional operation waveform.
Xinxin Zheng was born in Anhui, China. She received her B.S. degree in electrical engineering from Nanjing University of Aeronautics and Astronautics, Nanjing, Jiangsu, in 2009. She is currently pursuing her Ph.D. degree in electrical engineering at the Aero-Power SCI Tech-Center, College of Automation Engineering, in the same institution.
Lan Xiao was born in Zhejiang, China. She received her B.S. and Ph.D. degrees in electrical engineering from Nanjing University of Aeronautics and Astronautics, Nanjing, Jiangsu, in 1993 and 1998, respectively. In 1999, she joined the faculty of the College of Automation Engineering, NUAA. She is currently a professor at the Aero-Power SCI Tech-Center in the same institution. She is the author and co-author of more than 50 technical papers in journals and conferences.
Yangtian Tian was born in Jiangsu, China. He received his M.S. degree in electrical engineering from Nanjing University of Aeronautics and Astronautics, Nanjing, Jiangsu, in 2013.

Bidirectional work
;
No dead time
;
Shoot-through problem
;
Three-phase AC–DC converter
;
Zero-crossing distortion

I. INTRODUCTION

With the development of industries, the demand for three-phase AC/DC converters is becoming more urgent. These converters can realize power conversion and power factor control and are widely applied in the field of wind power and electric vehicles
[1]
. Bridge topology is commonly utilized in three-phase AC/DC converters
[2]
. This topology can realize bidirectional operations and is easy to control. However, in each phase, the upper and lower power switches connect directly and may cause a shoot-through problem. Dead time must be inserted to the driving signals and additional harmonics should be introduced to increase the AC current THD and solve the abovementioned problem
[3]
.
The harmonics caused by dead time can be reduced in two ways. One is through dead-time compensation
[4]
,
[5]
. During the parameter search, the quality of the compensation is continuously assessed against the harmonic distortion of output currents. This method may complicate the control strategy of the converter. The other method is to improve the topology. If the topology does not have a shoot-through problem, dead time is unnecessary. Dual-buck topology is a no dead time topology originally applied to single-phase inverters
[6]
. When the driving signals of the upper and lower power switches are complementary, the two buck circuits work together. This condition can be defined as full-cycle control. In this case, a bias current flows through the power switches. The driving signals should be shielded for half of the grid cycle to eliminate the bias current; this condition is defined as half-cycle control
[7]
. However, half-cycle control would lead to zero-crossing distortion
[8]
.
Three-phase dual-buck inverters have been discussed recently
[9]
. These inverters are suitable for direct current control in the
II. TOPOLOGY GENERATION METHOD

In the three-phase AC/DC converter, each phase arm has a similar operating principle. Thus, topology generation can consider only a single phase. The power switches of the upper and lower arm cannot connect directly to avoid the shoot-through problem. As shown in
Fig. 1
, inductors
PPT Slide

Lager Image

PPT Slide

Lager Image

III. OPERATING PRINCIPLE

- A. Dual-buck/boost Topology

Two types of inductor currents exist for the dual-buck/boost topology. Under full-cycle control, the driving signals of S
PPT Slide

Lager Image

PPT Slide

Lager Image

PPT Slide

Lager Image

PPT Slide

Lager Image

- B. Self-loop AC/DC Topology

The operation of the self-loop AC/DC converter can also be divided into two modes.
Fig. 5
presents the operating modes of the self-loop converter.
PPT Slide

Lager Image

PPT Slide

Lager Image

- C. AC/DC Topology with HFR

Fig. 6
presents the operating modes of the converter with HFR. The operating principle is similar to that of the self-loop AC/DC converter. D
PPT Slide

Lager Image

IV. CONTROL STRATEGIES AND THEIR COMPARISON

- A. Control Strategies for the No Dead Time Converters

The SVPWM control strategy is widely used in three-phase AC/DC converters for its precise control of the AC side current and high DC voltage utilization. A three-phase dual-buck/boost converter requires half-cycle control to obtain high efficiency. The control method is shown in
Fig. 7
. The actual circuit utilizes an LCL filter in the AC side to inhibit high-frequency harmonics
[10]
.
PPT Slide

Lager Image

- B. Comparison of the No Dead Time Converters

Half-cycle controlled dual-buck/boost converters can obtain high efficiency, but zero-crossing distortion is a serious problem. With time
PPT Slide

Lager Image

PPT Slide

Lager Image

PPT Slide

Lager Image

PPT Slide

Lager Image

PPT Slide

Lager Image

PPT Slide

Lager Image

PPT Slide

Lager Image

V. SIMULATION AND EXPERIMENTAL RESULTS

The three types of no dead time, three-phase, AC/DC converters are simulated with the simulation software MATLAB/Simulink to verify the theoretical analysis. The DC-link voltage is 700 V, and the AC side is connected with a 220/380 V/50 Hz three-phase grid. For the inverter operation, the given active power
PPT Slide

Lager Image

PPT Slide

Lager Image

PPT Slide

Lager Image

PPT Slide

Lager Image

PPT Slide

Lager Image

PPT Slide

Lager Image

COMPARISON OF EFFICIENCY AND THD

PPT Slide

Lager Image

PPT Slide

Lager Image

VI. CONCLUSIONS

A topology generation method for the no dead zone AC/DC converter was developed in this study. Three topologies, including a dual-buck/boost converter, were generated. No shoot-through problem was observed in the converters, and bidirectional operation was realized. The low-frequency harmonics and the filter specifications can be reduced. The proposed no dead time converters have the following characteristics.
- 1) A topology generation method for the no dead zone AC/DC converter was developed in this study. Three topologies, including a dual-buck/boost converter, were generated. No shoot-through problem was observed in the converters, and bidirectional operation was realized. The low-frequency harmonics and the filter specifications can be reduced. The proposed no dead time converters have the following characteristics.
- 2) The self-loop AC/DC converter does not require half-cycle control and has no zero-crossing distortion. However, the additional diodes cause additional loss, and the efficiency of this converter may be less than that of the half-cycle controlled dual-buck/boost converter. The self-loop AC/DC converter has one more diode than the classic bridge converter; nevertheless, their efficiencies have minimal difference.
- 3) The AC/DC converter with HFR also does not require half-cycle control. However, the number of additional diodes is more than that in the self-loop AC/DC converter. The efficiency of the AC/DC converter with HFR is low.

Acknowledgements

The authors would like to acknowledge the support provided by the Jiangsu Provincial Cooperative Innovation Fund Prospective Joint Research Project (BY2012021), the National Natural Science Foundation (51377082), and the Jiangsu province university outstanding science and technology innovation team project.

BIO

Pu X.-S.
,
Nguyen T. H.
,
Lee D.-C.
,
Lee K.-B.
,
Kim J.-M.
2013
“Fault diagnosis of DC-Link capacitors in three-phase AC/DC PWM converters by online estimation of equivalent series resistance”
IEEE Trans. Ind. Electron.
60
(4)
4118 -
4127
** DOI : 10.1109/TIE.2012.2218561**

Hartmann M.
,
Ertl H.
,
Kolar J. W.
2013
“Current control of three-phase rectifier systems using three independent current controllers”
IEEE Trans. Power Electron.
28
(8)
3988 -
4000
** DOI : 10.1109/TPEL.2012.2231946**

Tan G.
,
Deng Q.
,
Liu Z.
2014
“An optimized SVPWM strategy for five-level active NPC (5L-ANPC) converter”
IEEE Trans. Power Electron.
29
(7)
386 -
395
** DOI : 10.1109/TPEL.2013.2248172**

Herran M. A.
,
Fischer J. R.
,
Gonzalez S. A.
,
Judewicz M. G.
,
Carrica D. O.
2013
“Adaptive dead-time compensation for grid-connected PWM inverters of single-stage PV systems”
IEEE Trans. Power Electron.
28
(6)
2816 -
2825
** DOI : 10.1109/TPEL.2012.2227811**

Santos T. L. M.
,
Limon D.
,
Normey-Rico J. E.
,
Raffo G. V.
2013
“A dead-time compensation of constrained linear systems with bounded disturbances: output feedback case”
IET Control Theory & Applications
27
(3)
52 -
59
** DOI : 10.1049/iet-cta.2012.0684**

Yao Z.
,
Xiao L.
2013
“Control of single-phase grid-connected inverters with nonlinear loads”
IEEE Trans. Ind. Electron.
60
(4)
1384 -
1389
** DOI : 10.1109/TIE.2011.2174535**

Yao Z.
2009
“Two-switch dual-buck grid-connected inverter”
in Proc. PEMCC
2182 -
2187

Sun P.
,
Liu C.
,
Lai J.-S.
,
Chen C.-L.
2012
“Cascade dual buck inverter with phase-shift control”
IEEE Trans. Power Electron.
27
(4)
2067 -
2077
** DOI : 10.1109/TPEL.2011.2169282**

Sun P.
,
Liu C.
,
Lai J.-S.
,
Chen C.-L.
2012
“Three-phase dual-buck inverter with unified pulsewidth modulation”
IEEE Trans. Power Electron.
27
(3)
1159 -
1167
** DOI : 10.1109/TPEL.2011.2164269**

Jovcic D.
,
Zhang L.
,
Hajian M.
2013
“LCL VSC converter for high-power applications”
IEEE Trans. Power Del.
28
(1)
137 -
144
** DOI : 10.1109/TPWRD.2012.2219560**

Dujic D.
,
Steinke G. K.
,
Bellini M.
,
Rahimo M.
,
Storasta L.
,
Steinke J. K.
2014
“Characterization of 6.5 kV IGBTs for high-power medium-frequency soft-switched applications”
IEEE Trans. Power Electron.
28
(2)
906 -
919
** DOI : 10.1109/TPEL.2013.2259264**

Peng F. Z.
,
Lai J.
,
McKeever J. W.
2012
“Study of rectifier diode loss model of the Flyback converter”
in Proc PEDES
1 -
6

Citing 'Topology Generation and Analysis of the No Dead Time AC/DC Converter
'

@article{ E1PWAX_2014_v14n2_249}
,title={Topology Generation and Analysis of the No Dead Time AC/DC Converter}
,volume={2}
, url={http://dx.doi.org/10.6113/JPE.2014.14.2.249}, DOI={10.6113/JPE.2014.14.2.249}
, number= {2}
, journal={Journal of Power Electronics}
, publisher={The Korean Institute of Power Electronics}
, author={Zheng, Xinxin
and
Xiao, Lan
and
Tian, Yangtian}
, year={2014}
, month={Mar}